Recherche
Résultats de recherche
Sélectionnez une image pour lancer le diaporama
Background Calibration of a 6-Bit 1Gsps Split-Flash ADC
1 de 4
Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter
2 de 4
All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters
3 de 4
"Applying the ""Split-ADC"" Architecture to a 16 bit, 1 MS/s differential Successive Approximation Analog-to-Digital Converter"
4 de 4